Abstract-A distributed on-chip decoupling capacitor network is proposed in this paper to replace one large capacitor. A system of distributed on-chip decoupling capacitors is shown to provide an efficient solution for providing the required on-chip decoupling capacitance under existing technology constraints. In a system of distributed on-chip decoupling capacitors, each capacitor is sized based on the parasitic impedance of the power distribution grid. To be effective, on-chip decoupling capacitors should be charged before the next switching cycle. A design space for estimating the maximum parasitic resistance of the power distribution grid during discharge and the charging phase has been determined. Related simulation results for typical values of the on-chip parasitic resistance are also presented. An analytic solution is shown to provide accurate parameters of the distributed system. The worst case error is 0.002% during discharge and 0.08% during the charging phase as compared to SPICE.
I. INTRODUCTION
Decoupling capacitors are widely used to manage the power supply noise [1] . Decoupling capacitors are an effective way to reduce the impedance of power delivery systems operating at high frequencies [2] . A decoupling capacitor acts as a local reservoir of charge, which is released when the power supply voltage at a particular current load drops below some tolerable level. Since the inductance scales slowly [3] , the location of the decoupling capacitors significantly affects the design of the power/ground (P/G) networks in high performance integrated circuits (ICs) such as microprocessors. At higher frequencies, a distributed system of decoupling capacitors are placed onchip to effectively manage the power supply noise [4] .
As described in [5] , to be effective, an on-chip decoupling capacitor should be placed such that both the power supply and the current load are located inside the appropriate effective radius. The efficient placement of on-chip decoupling capacitors in nanoscale ICs is the subject of this paper. Unlike the methodology for placing a single on-chip decoupling capacitor presented in [5] , a system of distributed on-chip decoupling capacitors is proposed to replace a single decoupling capacitor.
Decoupling capacitors have traditionally been allocated into the white space (those areas not occupied by the circuit elements) available on a die [6] . In this way, decoupling capacitors are often placed at a significant distance from the current load. The efficacy of the distant on-chip decoupling capacitors is greatly reduced. As a result, larger on-chip decoupling capacitors are required. The conventional allocation strategy, therefore, results in increased power noise, compromising the signal integrity of an entire system.
To be effective, a decoupling capacitor should be placed physically close to the current load. This requirement is naturally satisfied in board and package applications, since large capacitors are much smaller than the dimensions of the circuit board (or package) [7] . In this case, a lumped model of the decoupling capacitor provides sufficient accuracy [8] .
The size of an on-chip decoupling capacitor, however, is directly proportional to the area occupied by the capacitor and can require a significant portion of the on-chip area. The minimum impedance between an on-chip capacitor and the current load is fundamentally affected by the magnitude (and therefore the area) of the capacitor. Systematically partitioning the decoupling capacitor solves this issue. A system of distributed on-chip decoupling capacitors is illustrated in Fig. 1 . A network of distributed on-chip decoupling capacitors. The magnitude of the decoupling capacitors is based on the impedance of the interconnect segment connecting a specific capacitor to a current load.
In a system of distributed on-chip decoupling capacitors, each decoupling capacitor is sized based on the impedance of the interconnect segment connecting the capacitor to the current load. A particular capacitor only provides charge to a current load during a short period. The rationale behind the proposed scheme can be explained as follows. The capacitor closest to the current load is engaged immediately after the switching cycle is initiated. Once the first capacitor is depleted, the next capacitor is activated, providing a large portion of the total current drawn by the load. This procedure is repeated until the last capacitor becomes active. Similar to the hierarchical placement of decoupling capacitors presented in [4] , the proposed technique provides an efficient solution for providing the required on-chip decoupling capacitance based on specified capacitance density constraints. A system of distributed on-chip decoupling capacitors should therefore be utilized to provide a low impedance, cost effective power delivery network in nanoscale ICs.
The paper is organized as follows. The design of an onchip distributed decoupling capacitor network is presented in Section II. Charging the system of distributed on-chip decoupling capacitors is discussed in Section III. Related simulation results for typical values of the on-chip parasitic resistance are discussed in Section IV. Some specific conclusions are summarized in Section V.
II. DESIGN OF A SYSTEM OF DISTRIBUTED
ON-CHIP DECOUPLING CAPACITORS Similar to a chain of tapered buffers, a network of on-chip decoupling capacitors with progressively increasing magnitude is proposed to replace a large on-chip decoupling capacitor, as illustrated in Fig. 2 . The magnitude of each decoupling capacitor in the distributed network is determined based on the parasitic resistance of the power/ground lines connecting the decoupling capacitors and the current load. Note that as the capacitor is placed farther from the current load, the magnitude of the on-chip decoupling capacitor is increased due to the larger available area. A circuit model of the proposed system of distributed onchip decoupling capacitors is shown in Fig. 3 . For simplicity, two decoupling capacitors are assumed to provide the required charge drawn by the current load. The impedance of the metal lines connecting the capacitors to the current load is modeled as resistors, R 1 and R 2 . Note that the on-chip inductance of the power/ground lines is neglected due to the significantly increased complexity of the characterizing system of equations. A system of distributed on-chip decoupling capacitors which includes the parasitic inductance of the metal lines is analytically non-tractable. A triangular current source is assumed to model the current load. The magnitude of the current source increases linearly, reaching the maximum current I max at rise time t r , i.e., I load (t) = I max t tr . The maximum tolerable ripple at the current load is 10% of the power supply voltage. The voltage across the decoupling capacitors at the end of the switching cycle (t = t r ) can be determined from Kirchhoff's laws [9] . Writing KVL and KCL for each of the loops (see Fig. 3 ), the system of differential equations for the voltage across C 1 and C 2 at t r is
Simultaneously solving (1) and (2) and applying the initial conditions, the voltage across C 1 and C 2 at the end of the switching activity can be determined as described in [10] .
In general, to determine the parameters of the system of distributed on-chip decoupling capacitors, the following assumptions are made. The parasitic resistance of the metal line(s) connecting capacitor C 1 to the current load is known. R 1 is determined by technology constraints (the sheet resistance) and by design constraints (the maximum available metal resources). Note that the voltage across C 2 after discharge is also a design parameter. Since the capacitor C 2 is directly connected to the power supply (a shared power rail), the voltage drop across C 2 appears on the global power line, compromising the signal integrity of the overall system.
The system of equations to determine the parameters of an on-chip distributed decoupling capacitor network as depicted in Fig. 3 is
where V C1 and V C2 are the voltage across C 1 and C 2 , respectively. Equation (6) states that the total charge drawn by the current load is provided by C 1 and C 2 . Note that in the general case with the current load determined a priori, the total charge is the integral of I load (t) from zero to t r . Solving (3) for V C1 and substituting into (4), C 1 , C 2 , and R 2 are determined from (4) to (6).
III. CHARGING DISTRIBUTED ON-CHIP DECOUPLING NETWORK
Once discharged, the decoupling capacitors must be charged to support the current demands during the next switching event. If the charge on the capacitors is not fully restored during the relaxation time between two consecutive switching events (the charge time), the system of distributed decoupling capacitors will gradually be depleted, becoming ineffective after several clock cycles. A maximum resistance between the power supply and the distributed decoupling capacitor network therefore exists, which is determined during the charging phase for a target charge time. Similar to discharge, the system of distributed on-chip decoupling capacitors should be placed close to the power supply (within the maximum effective radii [5] ) to be effective.
A circuit charging a system of distributed on-chip decoupling capacitors is shown in Fig. 4 . The impedance of the metal lines connecting the capacitors to the power supply is modeled as resistors R 2 and R 3 . Note that the initial voltage V 0 C1 and V 0 C2 are determined by the voltage drop during discharge. Also note that for a specific charge time t ch , R 3 is the only design parameter (R 1 , R 2 , C 1 , and C 2 are determined from the discharge phase). The voltage across the decoupling capacitors during the charging phase can be determined from KVL and KCL for each loop (see Fig. 4 ). Similar to discharge, the system of differential equations for the voltage across C 1 and
Simultaneously solving (7) and (8) and applying the initial conditions, the voltage across C 1 and C 2 at the end of the charging phase can be determined. The maximum resistance R 3 between C 2 and the power supply is determined such that both C 1 and C 2 are charged to the power supply voltage. Note that the expressions for determining R 3 are transcendental. A closed-form solution, therefore, cannot be determined. A design space can be graphically obtained for determining the maximum tolerable resistance R 3 (or physical distance), permitting the capacitors to be successfully charged by the target charge time. The voltage across C 1 and C 2 during the charging phase as a function of R 3 and t ch is depicted in Fig. 5 .
Observe from Fig. 5 that the voltage across C 1 and C 2 increases exponentially with the charge time, approaching the power supply voltage for large t ch . Note that as R 3 increases, a larger t ch is required to restore the charge on the decoupling capacitors. Alternatively, the maximum effective frequency of the distributed on-chip decoupling network is reduced. Ideally, the decoupling capacitors should be charge to V dd , substantially increasing the required charge time. In practical applications, however, a lower voltage across the decoupling capacitors can be tolerated, significantly increasing the maximum parasitic resistance for a specific t ch (see the black equipotential lines plotted in Fig. 5 ). 
IV. CASE STUDY
The dependence of a system of distributed on-chip decoupling capacitors on the current load and the parasitic impedance of the power delivery system is described in this section to quantitatively illustrate the previously presented concepts. Resistive power and ground lines are assumed and are modeled as resistors. The load is modeled as a ramp current source with a 100 ps rise time. The minimum tolerable voltage across the load terminals is 90% of the power supply voltage. The magnitude of the on-chip decoupling capacitors for several parasitic resistances of the metal lines connecting the capacitors to the current load during discharge is listed in Table I . The voltage across C 1 and C 2 as a function of R 3 during the charging phase is listed in Table II. Note that the values of R 1 , R 2 , and R 3 are typical parasitic resistances of an on-chip power distribution grid for a 90 nm CMOS technology.
The parameters of the system of distributed on-chip decou- 
C 1 = 2 pF, and C 2 = 10 pF pling capacitors are analytically determined from (3)-(6). The resulting power supply noise during discharge is estimated using SPICE and compared to the maximum tolerable level (the minimum voltage across the load terminals V min load ). The maximum voltage drop across C 2 at the end of the switching activity is also estimated and compared to V min C2 . During the charging phase, the voltage across the distributed decoupling capacitors is analytically determined from (7) and (8) and compared to SPICE. Note that the analytic solution produces an accurate estimate of the on-chip decoupling capacitors for typical parasitic resistances of a power distribution grid. The maximum error in this case study is 0.002% for discharge and 0.08% for the charging phase, respectively.
V. CONCLUSIONS
A methodology for efficiently placing distributed on-chip decoupling capacitors to replace one large capacitor has been proposed in this paper. A distributed on-chip decoupling capacitor network is an efficient solution for providing the required on-chip decoupling capacitance under existing technology constraints in nanoscale ICs. In a system of distributed on-chip decoupling capacitors, each capacitor is sized based on the parasitic impedance of the power delivery system.
Hierarchically allocating the on-chip decoupling capacitors greatly relaxes the technology constraints for physically distant capacitors, making the distant on-chip decoupling capacitors more effective.
Analytic expressions has been developed for determining the parameters of the system for both the discharge and charging phases. Related simulation results for typical onchip parasitic resistances are also presented, demonstrating the high accuracy of the analytic solution. In the worst case, the maximum error is 0.002% during discharge and 0.08% during charging as compared to SPICE.
